dimmus
/
efl
forked from enlightenment/efl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

maybe gcc4 is happy now? 

SVN revision: 14969
This commit is contained in:
Carsten Haitzler 2005-05-27 13:33:03 +00:00
parent ef5760f393
commit 2ed9ddb6ab
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
legacy/evas/src/lib/include/evas_mmx.h
View File

@ -111,11 +111,11 @@ typedef union {
#define mmx_m2r(op, mem, reg) \ #define mmx_m2r(op, mem, reg) \
__asm__ __volatile__ (#op " %0, %%" #reg \ __asm__ __volatile__ (#op " %0, %%" #reg \
: /* nothing */ \ : /* nothing */ \
: "X" (mem)) : "m" (mem))
#define mmx_r2m(op, reg, mem) \ #define mmx_r2m(op, reg, mem) \
__asm__ __volatile__ (#op " %%" #reg ", %0" \ __asm__ __volatile__ (#op " %%" #reg ", %0" \
: "=X" (mem) \ : "=m" (mem) \
: /* nothing */ ) : /* nothing */ )
#define mmx_r2r(op, regs, regd) \ #define mmx_r2r(op, regs, regd) \
@ -125,8 +125,8 @@ typedef union {
__asm__ __volatile__ ("movq %0, %%mm0\n\t" \ __asm__ __volatile__ ("movq %0, %%mm0\n\t" \
#op " %1, %%mm0\n\t" \ #op " %1, %%mm0\n\t" \
"movq %%mm0, %0" \ "movq %%mm0, %0" \
: "=X" (memd) \ : "=m" (memd) \
: "X" (mems)) : "m" (mems))
/* 1x64 MOVe Quadword /* 1x64 MOVe Quadword
(this is both a load and a store... (this is both a load and a store...
@ -138,8 +138,8 @@ typedef union {
#define movq(vars, vard) \ #define movq(vars, vard) \
__asm__ __volatile__ ("movq %1, %%mm0\n\t" \ __asm__ __volatile__ ("movq %1, %%mm0\n\t" \
"movq %%mm0, %0" \ "movq %%mm0, %0" \
: "=X" (vard) \ : "=m" (vard) \
: "X" (vars)) : "m" (vars))
#define movntq_r2m(reg, var) mmx_r2m(movntq, reg, var) #define movntq_r2m(reg, var) mmx_r2m(movntq, reg, var)
@ -154,8 +154,8 @@ typedef union {
#define movd(vars, vard) \ #define movd(vars, vard) \
__asm__ __volatile__ ("movd %1, %%mm0\n\t" \ __asm__ __volatile__ ("movd %1, %%mm0\n\t" \
"movd %%mm0, %0" \ "movd %%mm0, %0" \
: "=X" (vard) \ : "=m" (vard) \
: "X" (vars)) : "m" (vars))
/* 2x32, 4x16, and 8x8 Parallel ADDs /* 2x32, 4x16, and 8x8 Parallel ADDs