2013-06-20 03:53:29 -07:00
|
|
|
#include "evas_common_private.h"
|
2011-09-29 19:35:31 -07:00
|
|
|
|
2018-06-22 11:18:43 -07:00
|
|
|
static int cpu_feature_mask = 0;
|
|
|
|
|
2018-06-18 13:12:36 -07:00
|
|
|
static Eina_Bool
|
|
|
|
_cpu_check(Eina_Cpu_Features f)
|
|
|
|
{
|
2018-12-07 20:46:03 -08:00
|
|
|
Eina_Cpu_Features features = eina_cpu_features_get();
|
2018-06-18 13:12:36 -07:00
|
|
|
return (features & f) == f;
|
|
|
|
}
|
2003-03-10 20:39:58 -08:00
|
|
|
|
2006-09-06 00:33:40 -07:00
|
|
|
EAPI void
|
2002-11-13 21:38:10 -08:00
|
|
|
evas_common_cpu_init(void)
|
2002-11-08 00:02:15 -08:00
|
|
|
{
|
2003-03-10 20:56:46 -08:00
|
|
|
static int called = 0;
|
2003-03-10 20:39:58 -08:00
|
|
|
|
2003-03-10 20:56:46 -08:00
|
|
|
if (called) return;
|
|
|
|
called = 1;
|
2003-06-10 07:52:16 -07:00
|
|
|
#ifdef BUILD_MMX
|
2009-01-21 19:21:04 -08:00
|
|
|
if (getenv("EVAS_CPU_NO_MMX"))
|
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_MMX;
|
2012-11-13 06:06:28 -08:00
|
|
|
else
|
evas_cpu: Avoid SIGILL in evas startup on x86
Summary:
To determine if a system supports SIMD instructions, the cpuid facility
should be used. However, for 15+ years EFL has been trapping SIGILL,
then attempting to execute these intstructions.
Continuing after SIGILL is explicitly undefined behaviour and can never
safely be relied upon - it is possible the CPU will respond to the
unknown instruction in an upredictable way and the program will not
continue correctly. Even if it hasn't caused problems before, there's
no reason to believe a processor released in the future won't behave
differently.
Lately we've had a couple of bug tickets where SIGILL appears to cause
problems at a system level as well, but there seems little point in
chasing those problems down as we shouldn't even be doing this in the
first place.
ref T6711
ref T6989
We still rely on SIGILL in a few configurations where eina_cpu doesn't
know how to query features properly (powerpc, sparc, and non linux
ARM configurations). Hopefully someone with expertise on those
platforms can follow up and we can remove this entirely.
Note: MMX2 appears to not really be a thing, and is instead provided by
both 3DNow! and SSE. We already conflate it with SSE in other parts of
evas, so I've just used SSE here to test for its presence.
Depends on D6313
Reviewers: devilhorns, zmike
Reviewed By: zmike
Subscribers: cedric, #committers, zmike
Tags: #efl
Maniphest Tasks: T6989, T6711
Differential Revision: https://phab.enlightenment.org/D6314
2018-06-18 13:12:41 -07:00
|
|
|
cpu_feature_mask |= _cpu_check(EINA_CPU_MMX) * CPU_FEATURE_MMX;
|
2009-01-21 19:21:04 -08:00
|
|
|
if (getenv("EVAS_CPU_NO_MMX2"))
|
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_MMX2;
|
evas_cpu: Avoid SIGILL in evas startup on x86
Summary:
To determine if a system supports SIMD instructions, the cpuid facility
should be used. However, for 15+ years EFL has been trapping SIGILL,
then attempting to execute these intstructions.
Continuing after SIGILL is explicitly undefined behaviour and can never
safely be relied upon - it is possible the CPU will respond to the
unknown instruction in an upredictable way and the program will not
continue correctly. Even if it hasn't caused problems before, there's
no reason to believe a processor released in the future won't behave
differently.
Lately we've had a couple of bug tickets where SIGILL appears to cause
problems at a system level as well, but there seems little point in
chasing those problems down as we shouldn't even be doing this in the
first place.
ref T6711
ref T6989
We still rely on SIGILL in a few configurations where eina_cpu doesn't
know how to query features properly (powerpc, sparc, and non linux
ARM configurations). Hopefully someone with expertise on those
platforms can follow up and we can remove this entirely.
Note: MMX2 appears to not really be a thing, and is instead provided by
both 3DNow! and SSE. We already conflate it with SSE in other parts of
evas, so I've just used SSE here to test for its presence.
Depends on D6313
Reviewers: devilhorns, zmike
Reviewed By: zmike
Subscribers: cedric, #committers, zmike
Tags: #efl
Maniphest Tasks: T6989, T6711
Differential Revision: https://phab.enlightenment.org/D6314
2018-06-18 13:12:41 -07:00
|
|
|
else /* It seems "MMX2" is actually part of SSE (and 3DNow)? */
|
|
|
|
cpu_feature_mask |= _cpu_check(EINA_CPU_SSE) * CPU_FEATURE_MMX2;
|
2009-01-21 19:21:04 -08:00
|
|
|
if (getenv("EVAS_CPU_NO_SSE"))
|
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_SSE;
|
2012-11-13 06:06:28 -08:00
|
|
|
else
|
evas_cpu: Avoid SIGILL in evas startup on x86
Summary:
To determine if a system supports SIMD instructions, the cpuid facility
should be used. However, for 15+ years EFL has been trapping SIGILL,
then attempting to execute these intstructions.
Continuing after SIGILL is explicitly undefined behaviour and can never
safely be relied upon - it is possible the CPU will respond to the
unknown instruction in an upredictable way and the program will not
continue correctly. Even if it hasn't caused problems before, there's
no reason to believe a processor released in the future won't behave
differently.
Lately we've had a couple of bug tickets where SIGILL appears to cause
problems at a system level as well, but there seems little point in
chasing those problems down as we shouldn't even be doing this in the
first place.
ref T6711
ref T6989
We still rely on SIGILL in a few configurations where eina_cpu doesn't
know how to query features properly (powerpc, sparc, and non linux
ARM configurations). Hopefully someone with expertise on those
platforms can follow up and we can remove this entirely.
Note: MMX2 appears to not really be a thing, and is instead provided by
both 3DNow! and SSE. We already conflate it with SSE in other parts of
evas, so I've just used SSE here to test for its presence.
Depends on D6313
Reviewers: devilhorns, zmike
Reviewed By: zmike
Subscribers: cedric, #committers, zmike
Tags: #efl
Maniphest Tasks: T6989, T6711
Differential Revision: https://phab.enlightenment.org/D6314
2018-06-18 13:12:41 -07:00
|
|
|
cpu_feature_mask |= _cpu_check(EINA_CPU_SSE) * CPU_FEATURE_SSE;
|
2012-10-15 21:00:18 -07:00
|
|
|
# ifdef BUILD_SSE3
|
2011-10-02 03:43:17 -07:00
|
|
|
if (getenv("EVAS_CPU_NO_SSE3"))
|
evas_cpu: Avoid SIGILL in evas startup on x86
Summary:
To determine if a system supports SIMD instructions, the cpuid facility
should be used. However, for 15+ years EFL has been trapping SIGILL,
then attempting to execute these intstructions.
Continuing after SIGILL is explicitly undefined behaviour and can never
safely be relied upon - it is possible the CPU will respond to the
unknown instruction in an upredictable way and the program will not
continue correctly. Even if it hasn't caused problems before, there's
no reason to believe a processor released in the future won't behave
differently.
Lately we've had a couple of bug tickets where SIGILL appears to cause
problems at a system level as well, but there seems little point in
chasing those problems down as we shouldn't even be doing this in the
first place.
ref T6711
ref T6989
We still rely on SIGILL in a few configurations where eina_cpu doesn't
know how to query features properly (powerpc, sparc, and non linux
ARM configurations). Hopefully someone with expertise on those
platforms can follow up and we can remove this entirely.
Note: MMX2 appears to not really be a thing, and is instead provided by
both 3DNow! and SSE. We already conflate it with SSE in other parts of
evas, so I've just used SSE here to test for its presence.
Depends on D6313
Reviewers: devilhorns, zmike
Reviewed By: zmike
Subscribers: cedric, #committers, zmike
Tags: #efl
Maniphest Tasks: T6989, T6711
Differential Revision: https://phab.enlightenment.org/D6314
2018-06-18 13:12:41 -07:00
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_SSE3;
|
2012-11-13 06:06:28 -08:00
|
|
|
else
|
evas_cpu: Avoid SIGILL in evas startup on x86
Summary:
To determine if a system supports SIMD instructions, the cpuid facility
should be used. However, for 15+ years EFL has been trapping SIGILL,
then attempting to execute these intstructions.
Continuing after SIGILL is explicitly undefined behaviour and can never
safely be relied upon - it is possible the CPU will respond to the
unknown instruction in an upredictable way and the program will not
continue correctly. Even if it hasn't caused problems before, there's
no reason to believe a processor released in the future won't behave
differently.
Lately we've had a couple of bug tickets where SIGILL appears to cause
problems at a system level as well, but there seems little point in
chasing those problems down as we shouldn't even be doing this in the
first place.
ref T6711
ref T6989
We still rely on SIGILL in a few configurations where eina_cpu doesn't
know how to query features properly (powerpc, sparc, and non linux
ARM configurations). Hopefully someone with expertise on those
platforms can follow up and we can remove this entirely.
Note: MMX2 appears to not really be a thing, and is instead provided by
both 3DNow! and SSE. We already conflate it with SSE in other parts of
evas, so I've just used SSE here to test for its presence.
Depends on D6313
Reviewers: devilhorns, zmike
Reviewed By: zmike
Subscribers: cedric, #committers, zmike
Tags: #efl
Maniphest Tasks: T6989, T6711
Differential Revision: https://phab.enlightenment.org/D6314
2018-06-18 13:12:41 -07:00
|
|
|
cpu_feature_mask |= _cpu_check(EINA_CPU_SSE3) * CPU_FEATURE_SSE3;
|
2012-10-15 21:00:18 -07:00
|
|
|
# endif /* BUILD_SSE3 */
|
2003-06-10 07:52:16 -07:00
|
|
|
#endif /* BUILD_MMX */
|
2018-11-07 10:01:48 -08:00
|
|
|
|
2012-01-07 23:22:01 -08:00
|
|
|
#ifdef BUILD_ALTIVEC
|
2009-01-21 19:21:04 -08:00
|
|
|
if (getenv("EVAS_CPU_NO_ALTIVEC"))
|
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_ALTIVEC;
|
2012-11-13 06:06:28 -08:00
|
|
|
else
|
2018-12-07 20:46:03 -08:00
|
|
|
cpu_feature_mask |= _cpu_check(CPU_FEATURE_ALTIVEC) * CPU_FEATURE_ALTIVEC;
|
2012-01-07 23:22:01 -08:00
|
|
|
#endif /* BUILD_ALTIVEC */
|
2018-11-07 10:01:48 -08:00
|
|
|
|
2010-12-05 23:53:33 -08:00
|
|
|
#if defined(__ARM_ARCH__)
|
2012-10-15 21:00:18 -07:00
|
|
|
# ifdef BUILD_NEON
|
2010-07-15 10:58:38 -07:00
|
|
|
if (getenv("EVAS_CPU_NO_NEON"))
|
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_NEON;
|
2012-11-13 06:06:28 -08:00
|
|
|
else
|
2018-12-07 20:46:03 -08:00
|
|
|
cpu_feature_mask |= _cpu_check(EINA_CPU_NEON) * CPU_FEATURE_NEON;
|
2012-10-15 21:00:18 -07:00
|
|
|
# endif
|
2009-03-13 23:48:25 -07:00
|
|
|
#endif
|
2018-11-07 10:01:48 -08:00
|
|
|
|
|
|
|
#if defined(__aarch64__)
|
2018-12-07 20:46:03 -08:00
|
|
|
# ifdef BUILD_NEON
|
2018-11-07 10:01:48 -08:00
|
|
|
if (getenv("EVAS_CPU_NO_NEON"))
|
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_NEON;
|
|
|
|
else
|
|
|
|
cpu_feature_mask |= CPU_FEATURE_NEON;
|
2018-12-07 20:46:03 -08:00
|
|
|
# endif
|
2018-11-22 08:59:47 -08:00
|
|
|
if (getenv("EVAS_CPU_NO_SVE"))
|
|
|
|
cpu_feature_mask &= ~CPU_FEATURE_SVE;
|
|
|
|
else
|
2018-12-07 20:46:03 -08:00
|
|
|
cpu_feature_mask |= _cpu_check(EINA_CPU_SVE) * CPU_FEATURE_SVE;
|
2018-11-22 08:59:47 -08:00
|
|
|
#endif
|
2003-03-10 20:39:58 -08:00
|
|
|
}
|
|
|
|
|
2003-12-09 20:10:55 -08:00
|
|
|
int
|
2003-03-10 20:39:58 -08:00
|
|
|
evas_common_cpu_has_feature(unsigned int feature)
|
|
|
|
{
|
2003-03-10 20:59:49 -08:00
|
|
|
return (cpu_feature_mask & feature);
|
2002-11-08 00:02:15 -08:00
|
|
|
}
|
|
|
|
|
|
|
|
int
|
2002-11-13 21:38:10 -08:00
|
|
|
evas_common_cpu_have_cpuid(void)
|
2002-11-08 00:02:15 -08:00
|
|
|
{
|
2007-05-10 09:15:02 -07:00
|
|
|
return 0;
|
2002-11-08 00:02:15 -08:00
|
|
|
}
|
|
|
|
|
2006-09-06 00:33:40 -07:00
|
|
|
EAPI void
|
2002-11-13 21:38:10 -08:00
|
|
|
evas_common_cpu_can_do(int *mmx, int *sse, int *sse2)
|
2002-11-08 00:02:15 -08:00
|
|
|
{
|
|
|
|
static int do_mmx = 0, do_sse = 0, do_sse2 = 0, done = 0;
|
2003-09-07 04:24:48 -07:00
|
|
|
|
|
|
|
if (!done)
|
|
|
|
{
|
2017-12-11 00:06:30 -08:00
|
|
|
if (cpu_feature_mask & CPU_FEATURE_MMX) do_mmx = 1;
|
|
|
|
if (cpu_feature_mask & CPU_FEATURE_MMX2) do_sse = 1;
|
|
|
|
if (cpu_feature_mask & CPU_FEATURE_SSE) do_sse = 1;
|
|
|
|
done = 1;
|
2002-11-08 00:02:15 -08:00
|
|
|
}
|
2017-12-11 00:06:30 -08:00
|
|
|
|
2002-11-08 00:02:15 -08:00
|
|
|
*mmx = do_mmx;
|
|
|
|
*sse = do_sse;
|
|
|
|
*sse2 = do_sse2;
|
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef BUILD_MMX
|
2006-09-06 00:33:40 -07:00
|
|
|
EAPI void
|
2002-11-13 21:38:10 -08:00
|
|
|
evas_common_cpu_end_opt(void)
|
2002-11-08 00:02:15 -08:00
|
|
|
{
|
2012-10-15 21:00:18 -07:00
|
|
|
if (cpu_feature_mask & (CPU_FEATURE_MMX | CPU_FEATURE_MMX2))
|
2003-09-07 04:24:48 -07:00
|
|
|
{
|
2018-12-07 20:46:03 -08:00
|
|
|
emms();
|
2003-09-07 04:24:48 -07:00
|
|
|
}
|
2002-11-08 00:02:15 -08:00
|
|
|
}
|
|
|
|
#else
|
2006-09-06 00:33:40 -07:00
|
|
|
EAPI void
|
2002-11-13 21:38:10 -08:00
|
|
|
evas_common_cpu_end_opt(void)
|
2002-11-08 00:02:15 -08:00
|
|
|
{
|
|
|
|
}
|
|
|
|
#endif
|